

Docket No. 59498 (45107)  
Express Mail Label No. EV343730478US

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE  
NEW PATENT APPLICATION**

**TITLE: METHOD AND DEVICE FOR THE CLOCKED OUTPUT OF  
ASYNCHRONOUSLY RECEIVED DIGITAL SIGNALS**

**INVENTORS: Stefan EDER and Gunther FENZL**

**ATTORNEY: Peter F. Corless (Reg. No. 33,860)  
EDWARDS & ANGELL, LLP  
P.O. Box 9169  
Boston, Massachusetts 02209  
Tel: (617) 439-4444  
Fax: (617) 439-4170**

## Description

Method and device for the clocked output of asynchronously received digital signals

5

The present invention relates to a method or a device for the uniform output of asynchronously transmitted digital values with an output clock.

- 10 In numerous applications there is a need to output digital values as uniformly as possible particularly in analog form, whereby the digital values can arrive at irregular intervals due to the asynchronous transmission. As uniform output as possible is desired particularly with acoustic signals, as
- 15 they occur for example in telephone communications or the transmission of radio programs. The same applies for multimedia data, such as for example graphic data or combined video and audio data.
- 20 As a consequence of the asynchronous transmission no central master clock, on which the various components involved in the transmission can fall back, is available in such a system. Each of the components involved therefore itself produces in such systems the clock necessary for outputting
- 25 data or for inputting data.

If data are transmitted between two components in such a system, then every effort is made to output the data on the receiver side at the same output frequency as they have been

30 inputted on the transmitter side. In this case however the following problem arises. Fig. 4 shows the example of the situation, in which data D, that are outputted or inputted by the components A, B in analog form, are transmitted bi-directionally between two components A and B via lines P. In

this case the component A uses the frequency  $f_A$  for sending the data D and for outputting received data D.

Correspondingly the component D uses the frequency  $f_B$ . Since in practice the two frequencies  $f_A$  and  $f_B$  are never

5 completely the same, this means that after a certain time more data D is transmitted in one direction than in the other. In Fig. 4 the amount of data D transmitted in both directions is illustrated for clarity over the time  $t$ . Here it can be seen that seven data elements were transmitted  
10 from the component A to the component B, in the opposite direction however only six data elements were transmitted. This means that in the case of the component B in time a data overflow arises, in the case of which more data D are received than outputted, and therefore a data bottleneck  
15 develops. In practice this is resolved by the fact that surplus data are eliminated. On the other hand the case arises that the data D are received by the component A at a lower frequency than they are outputted. With the output of the data D therefore data, which are produced by  
20 interpolation according to a method known from prior art, are missing.

The objective of the present invention is to create a method as well as a device for uniform outputting of asynchronously  
25 transmitted data, whereby the problem of data overflow or data under-run can be prevented at low cost and without reduction in the quality of the data output.

According to the invention this objective is achieved by a  
30 method with the features of claim 1 or a device with the features of claim 14. The sub-claims define advantageous and preferential embodiments of the present invention.

According to the invention a receiver determines the amount of the incoming data or digital values in relation to the time and from this produces an output frequency value for outputting the received data, in which the digital values are outputted at the same frequency on average as they are received. This way prevents over the course of the time digital values being accumulated or too few digital values being available for outputting.

10 The information about how many digital values arrive, in relation to the time, can advantageously be obtained by means of a buffer, in which incoming digital values are stored and again made available for outputting, whereby periods, in which no digital values are received, can be  
15 bridged with the digital values from the memory. Such a buffer is necessary with asynchronous transmission anyhow in most cases, since if transmitting for example via an IP-network or generally with packet-based data communication networks the transmission duration can vary, so that some  
20 digital values or packets are able to arrive faster and some slower and therefore time gaps can arise between the incoming digital values, which have to be balanced out by means of the buffer described above.

25 Advantageously at the same time the situation is also considered, in which digital values have been sent by a transmitter to a certain receiver but do not reach the destined receiver. In order not to change the transmission frequency of the other digital values due to digital values  
30 which have been lost, possibly resulting in a perceptible degradation of the signal for the receiver or a listener in the case of audio data, the digital values, which were destined for the receiver but have not reached the latter are also considered with the amount of the received digital

values. This information is in many cases available anyhow for example with packet-based data communication networks, so that the receiver can accurately output the digital values by means of this information using the frequency, at which they have been received on the transmitter side. The missing digital values can if necessary be substituted by interpolated values. Although the signal quality is reduced as a result of the missing digital values in places, the output frequency for the received digital values is prevented from being set too low by considering the digital values, which have been lost.

If the information about how many digital values have been sent to a certain receiver is reliably available, this information can be accessed directly and exclusively, in order to set the output clock in the receiver.

Advantageously the output clock is produced by an oscillator or generally a clock generator, which even without an adjusting signal also supplies a defined frequency, that advantageously is the same for all components involved in the transmission of the digital values. With the execution of the method according to the invention the frequency of the oscillator only has to be adapted slightly, so that the output clock is in harmony with the clock, by which the digital values have been produced on the transmitter side. The nominal value of the frequency can be maintained already with great precision by simple means, so that necessary detuning of the oscillators is only very minimal and therefore not noticed by the receiver of the outputted digital values.

The output clock can be produced by dividing or multiplying an output signal of an oscillator, whereby integral and also non-integral factors are conceivable. The output clock can

also be set by changing the factor, keeping the oscillator frequency the same.

Due to the usually only very minimum changes of the output  
5 clock necessary the frequency of an operating clock can also  
be changed with the receiver, which is provided for its  
operation and from which the output clock is derived. Such  
an operating clock frequency is generally present if  
synchronous logic elements and in particular microprocessor  
10 systems are provided. The output clock usually will be  
substantially smaller than the operating clock, which can be  
divided for producing the output clock.

Advantageously the method embodying the invention is used in  
15 systems, where data signals are transmitted bi-  
directionally, as for example in the case of telephone  
transmission, where there is a need to output in analog form  
speech signals received by a receiver or subscriber in  
digital form, this occurring with an output clock. The same  
20 clock is also preferably used by the subscriber to digitize  
analog signals, in order then to send these out. If a  
subscriber equipped in this way makes bi-directional  
connection to another subscriber, where incoming digital  
values are output as well as analog values digitized and  
25 transmitted also with the output clock, synchronization is  
reached between the clocks of the two subscribers, if either  
of the two subscribers sets the output clock in accordance  
with the method according to the invention.

30 Since the subscribers can change and at least one subscriber  
must be set up accordingly for execution of the method to  
synchronize the output clock according to the invention, it  
can for example be proposed that all subscribers are set up  
in such a way that they can all execute the method according

to the invention and when the connection is built up between two subscribers it is controlled, which of them executes the method for synchronization. Furthermore both subscribers can also execute the method for synchronization according to the invention, whereby in this case it must be ensured, by adjustment of the control system, by which the output clock is set, that the behaviour of the control systems remains stable.

The present invention is suitable in principle for synchronizing a self-clocked system for outputting time-discrete values with an output clock or for time-discrete inputting of values, whereby the system communicates with another self-clocked system, from which it receives data, which can be outputted, or to which it passes on inputted data. Clocked systems are generally systems with their own master clock. Such is the case for example with a device for providing a telephone service via a communication network, if the speech signals produced by the device still have to be coded or decoded for transmission on the data communication network and a separate clock is used for coding or decoding. In this case the received or sent data is processed in the encoder or decoder at a first frequency, which does not necessarily have to be in harmony with that at which conversion takes place in the device between the digital values and the associated analog values. In such a case the device can be synchronized to the clock used in the encoder or decoder by way of the method according to the invention.

The invention is described in detail below on the basis two preferential embodiments with reference to the attached drawings.

Fig. 1 shows the schematic structure of a device for processing and digitizing audio signals in accordance with a first embodiment of the present invention,

5 Fig. 2 shows the schematic structure of a device for providing a telephone service via a data communication network in accordance with a second embodiment of the present invention,

10 Fig. 3 shows the basic schematic structure of a device for executing the method according to the invention, and

Fig. 4 shows an arrangement for bi-directional data communication from prior art.

15

In Fig. 3 the basic structure of a device for executing the method embodying the invention is illustrated. Data are transmitted bi-directionally via lines P between two subscribers A, B. The lines P can also be transmission  
20 paths, which conduct across a common medium. Sending out data and processing incoming data are executed in the case of the two subscribers A, B in the clock of a subscriber-specific frequency  $f_A$  or  $f_B$ . This means for example that in the case of the subscriber A the data, which are received  
25 via a line P are processed in the clock of the frequency  $f_A$  and data is sent out via the outgoing line P. In the application described the data represent speech signals, which are outputted acoustically or inputted by the subscribers A, B. The two subscribers A, B are telephone  
30 terminals, between which the speech signals are transmitted in digital form via a data communication network P. In the communication network P the speech signals are asynchronously transmitted in the form of packets, whereby



the time duration of the transmission between the two subscribers A, B can vary.

A clock generation unit CGU, which contains a synchronizing logic SL and a controllable oscillator OSC, is assigned to the subscriber A. An input of the synchronizing logic SL is connected to the data transmission line D, received by the subscriber A. The oscillator OSC produces the output clock  $f_A$  for the subscriber A. The synchronizing logic SL is set up in such a way that it records the amount of the data or digital values for each time unit received by the subscriber A and dependent on this controls the oscillator OSC in such a way that the output clock  $f_A$  corresponds to the average frequency, at which digital values are received by the subscriber A for outputting. This has the result that on average exactly the same amount of digital values received by the subscriber A are outputted as sent out from the subscriber B to the subscriber A. The output clock  $f_A$  is therefore synchronized to the output clock  $f_B$  of the subscriber B. This again has the result that the digital values are also received by the subscriber B on average at the same frequency, as they can be processed or outputted there as analog values.

In Fig. 1 the structure of a switching configuration VOP for processing and digitizing audio signals is illustrated in accordance with the first embodiment of the present invention. In the embodiment shown within the switching configuration VOP the analog values are outputted or stored in an analog interface or similar front-end AFE. The analog interface AFE for example can also be connected to a telephone receiver, in order to be able to output speech signals arriving via the data communication network over a loudspeaker and to digitize speech signals spoken into the

microphone and send these via the data communication network. The analog interface AFE is also connected bidirectionally to a digital signal processor DSP, which processes the digital values in both directions. This for example may be compression or decompression of the digital values. The digital signal processor DSP is further connected to an interface IOM, by means of which the digital values can be outputted or inputted from the outside.

10 An external component CODEC, which is connected to the interface IOM, is arranged outside the switching configuration VOP. The external component CODEC uses its own clock pulse or possesses its own master clock, in order to process incoming or outgoing data, which is independent of the clock in the switching configuration VOP. The component CODEC for example can also have acoustic transducers for outputting or inputting acoustic signals.

20 The switching configuration VOP also has a clock generation unit CGU with a synchronizing logic SL and a controllable oscillator OSC. As is the case with the switching configuration illustrated in Fig. 3 the oscillator OSC also oscillates in this case without any adjusting frequency result of the synchronizing logic SL to a nominal frequency and can be de-tuned by the synchronizing logic SL within minute limits. An input of the synchronizing logic SL is connected to an incoming data line. The synchronizing logic SL determines how many digital values are received by the switching configuration VOP over the average time and controls the oscillator OSC in such a way that the incoming digital values are outputted from the analog interface AFE at the frequency, with which they are received over the average time by the switching configuration VOP, whereby a signal of the external component CODEC can also be used by

the synchronizing logic SL. Analog speech signals are also digitized by the analog interface AFE at the same frequency and finally fed for transmission via the communication network to the digital signal processor DSP, the interface TOM and the component CODEC. Therefore the clock for the analog interface is synchronized in the switching configuration VOP to the clock, with which the component CODEC operates or with which incoming data have been produced, so that in the case of bi-directional data communication between the switching configuration VOP in accordance with Fig. 1 and the component CODEC no data under-run or data overflow arises in either direction of transmission. The only proviso for this is that one single frequency is also used in the component CODEC for processing both received and sent digital values.

In Fig. 2 a switching configuration VOIP is illustrated for providing a telephone service via a communication network IP-Net according to the second embodiment of the present invention. Such a service is also called Voice Over IP. In contrast to the first embodiment here the digital signals are coded or decoded within the switching configuration VOIP. For this purpose the switching configuration VOIP apart from an analog interface AFE has a digital signal processor DSP, a processor CPU of a clock generation unit CGU with an interface IFA. The analog interface AFE, the digital signal processor DSP, the clock generation unit CGU, the synchronizing logic SL and the oscillator OSC correspond to those of the first embodiment, so that reference should be made to the description of these components there. The processor CPU is connected to the digital signal processor DSP and within the switching configuration VOIP prepares the digital signals for transmission via a data communication network IP-Net and transmits or receives these by means of

the interface IFA to or from the data communication network IP-network. The switching configuration VOIP represents a first subscriber A.

- 5 The communication network IP-Net is also connected to a second subscriber B, which is structured in the same way as the subscriber A.

The input of the synchronizing logic SL in this case is  
10 connected to the processor CCU, in which a buffer is provided by means of suitable software. This buffer serves to suppress jitter, which can occur due to the duration for transmitting individual packets varying within the communication network IP-Net. For this purpose the received  
15 digital values are stored in the buffer, so that a supply of digital values for analog output is ready and available for a certain length of time. This length of time can amount to 100 ms for example. If this length of time is increased although greater differences in the transmission duration of  
20 various digital signals can be bridged, this also leads to longer delay of the received digital values and therefore to reduction of the speech quality.

By means of this intermediate storage the processor CPU can  
25 determine how many digital signals over the average time are received within a certain period and pass on this information to the synchronizing logic SL. As in the first embodiment of the present invention the synchronizing logic SL controls the oscillator on the basis of the input  
30 received from the processor CPU in such a way that the analog interface AFE outputs the received digital values at the frequency, with which it has received them, so that the level of the buffer can be maintained within a certain range and does not drift away either upwards or downwards.

In this way the frequency of the analog interface in the first subscriber A is synchronized to the frequency of the analog interface in the subscriber B. By the same token such  
5 synchronization also takes place in the subscriber B, so that the frequencies for the two analog interfaces AFE are synchronized reciprocally in the two subscribers A, B. This must be considered when designing the control systems for setting the oscillator frequency used by the subscribers of  
10 A, B, in order to ensure the behaviour remains stable.